 |
| XILINX ALVEO FPGA Accelerator Cards |
Adaptable Accelerator Cards for
Data Center Workloads
|
| |
 |
ALVEO U25
This SmartNIC delivers ultra-high throughput, small packet performance and low-latency for modern data centers.
|
For cloud architects building modern data centers, the Alveo U25 provides a comprehensive SmartNIC Platform that brings true convergence of network, storage, and compute acceleration functions onto a single platform.
The U25 SmartNIC Platform is based on a powerful FPGA, enabling hardware acceleration and offload to happen inline with maximum efficiency while avoiding unnecessary data movements and CPU processing. The U25 programming model supports both high-level network programming abstractions such as HLS and P4, as well compute acceleration frameworks such as Vitis™ to enable both Xilinx and 3rd party accelerated applications.
Compute Resources
|
Look-up Tables (LUTs) :
522K |
| Dimensions |
Height : 2.54 inch (64.4 mm)
Length : 6.60 inch (167.65 mm)
Width : Single x16 PCIe Slot |
On-board Memory
|
DDR :
- 1x 2GB x 40 DDR4-2400
- 1x 4GB x 72 DDR4-2400 |
| Interfaces |
PCI Express :
Gen3 x16, bifurcated to 2x Gen3 x8 depending on use case
Network Interfaces : 2x SFP28 |
| Time Stamp |
Hardware Time Stamping : Yes (1588) |
| Networking |
Stateless Offloads : Yes
Tunneling Offloads : VXLAN / Geneve
SR-IOV : Yes
Advanced Packet Filtering : Yes
Acceleration : DPDK, Onload® |
| Manageability Support |
NC-SI over MCTP SMBus : Yes
PLDM over MCTP SMBus / MCTP PCIe VDM : Yes
PXE and UEFI boot support : Yes |
| Power and Thermal |
Maximum Total Power : 75W
Thermal Cooling : Passive |
| Tool Support |
Vitis Developer Environment : Yes
Vivado Design Suite : Yes |
 ALVEO U25 型錄下載
 |
ALVEO U50
Delivers compute, networking, and storage acceleration in an efficient 75-watt, small form factor, and armed with 100 GbE networking, PCIe Gen4, and HBM2. Designed to deploy in any server.
|
The Xilinx® Alveo™ U50 Data Center accelerator cards provide
optimized acceleration for workloads in financial computing,
machine learning, computational storage, and data search and
analytics. Built on Xilinx UltraScale+™ architecture and packaged in
an efficient 75-watt, low-profile form factor, the U50 includes 8GB
HBM2, 100GbE networking, and PCI Express 4.0 and is designed
for deployment in any server.
Compute Resources
|
Look-up Tables (LUTs) : 872K
Registers : 1,743K
DSP Slices : 5,952 |
| Dimensions |
Height : 1/2 Height
Length : 1/2 Length
Width : Single Slot |
Memory
|
HBM Memory Capacity : 8 GB
HBM Total Bandwidth : 316 GB/s *
Internal SRAM Capacity : 28 MB
Internal SRAM Total Bandwidth : 24 TB/s |
| Interfaces |
PCI Express :
Gen3x 16, 2 x Gen4x 8, CCIX
Network Interfaces : 1x QSFP28 (100GbE) |
| Time Stamp |
Clock Precision : IEEE 1588 |
| Power and Thermal |
Maximum Total Power : 75W
Thermal Cooling : Passive |
| Tool Support |
Vitis Developer Environment : Yes
Vivado Design Suite : Yes |
ALVEO U50 型錄下載
|
|
|
|
| 高頻交易系統 |
 |
|
